( en | de | ru )

 

Disambiguation of "Milor, Linda"

Author of the publication

copydeleteadd this publication to your clipboard
Identification of Failure Modes for Circuit Samples with Confounded Causes of Failure.

, , , and . IOLTS, page 257-262. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Lindauer

Eva Lindauer

Karl-Heinz Lindau

Peter Lindau

Bodo Lindau

 

Other publications of authors with the same name

System-level variation-aware aging simulator using a unified novel gate-delay model for bias temperature instability, hot carrier injection, and gate oxide breakdown., , , and . Microelectron. Reliab., 55 (9-10): 1334-1340 (2015)Impact of Front-End Wearout Mechanisms on the Performance of a Ring Oscillator-Based Thermal Sensor., , , and . IWASI, page 258-263. IEEE, (2019)Adaptive supply voltage and duty cycle controller for yield-power optimization of ICs., and . IWASI, page 133-138. IEEE, (2017)Negative Bias Temperature Instability and Gate Oxide Breakdown Modeling in Circuits With Die-to-Die Calibration Through Power Supply and Ground Signal Measurements., , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (8): 2271-2284 (2017)Comprehensive Reliability-Aware Statistical Timing Analysis Using a Unified Gate-Delay Model for Microprocessors., , and . IEEE Trans. Emerg. Top. Comput., 6 (2): 219-232 (2018)Comprehensive reliability and aging analysis on SRAMs within microprocessor systems., , , and . Microelectron. Reliab., 55 (9-10): 1290-1296 (2015)Via wearout detection with on-chip monitors., and . Microelectron. J., 41 (11): 789-800 (2010)SRAM Stability Analysis and Performance-Reliability Tradeoff for Different Cache Configurations., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (3): 620-633 (2020)A DLL Design for Testing I/O Setup and Hold Times., and . IEEE Trans. Very Large Scale Integr. Syst., 17 (11): 1579-1592 (2009)Analysis and On-Chip Monitoring of Gate Oxide Breakdown in SRAM Cells., and . IEEE Trans. Very Large Scale Integr. Syst., 20 (5): 855-864 (2012)