( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform.

, , и . FPL, стр. 1-8. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sibel Yaman

Sabahattin Yaman

Kemal Yaman

Hakan Yaman

Melek Yaman

 

Другие публикации лиц с тем же именем

Hybrid breadth-first search on a single-chip FPGA-CPU heterogeneous platform., , и . FPL, стр. 1-8. IEEE, (2015)QONNX: Representing Arbitrary-Precision Quantized Neural Networks., , , , , , , , , и 4 other автор(ы). CoRR, (2022)Towards efficient quantized neural network inference on mobile devices: work-in-progress., и . CASES, стр. 18:1-18:2. ACM, (2017)An energy efficient column-major backend for FPGA SpMV accelerators., и . ICCD, стр. 432-439. IEEE Computer Society, (2014)LogicNets: Co-Designed Neural Networks and Circuits for Extreme-Throughput Applications., , , и . FPL, стр. 291-297. IEEE, (2020)RadioML Meets FINN: Enabling Future RF Applications With FPGA Streaming Architectures., , , , и . IEEE Micro, 42 (6): 125-133 (2022)FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks., , , , , , , и . ACM Trans. Reconfigurable Technol. Syst., 11 (3): 16:1-16:23 (2018)BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing., , и . FPL, стр. 307-314. IEEE Computer Society, (2018)Random access schemes for efficient FPGA SpMV acceleration., и . Microprocess. Microsystems, (2016)Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing., , , , и . ACM Trans. Reconfigurable Technol. Syst., 12 (3): 15:1-15:24 (2019)