( en | de | ru )

 

Disambiguation of "Mak, Pui-In"

Author of the publication

copydeleteadd this publication to your clipboard
Design Challenges and Considerations of Non-isolated Gate Driver for GaN-based Converters.

, , , , and . MWSCAS, page 1-4. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ellen Mak

Beatrice Puiu

Rebecca Mak

Kwok Mak

Ale PuÌ

 

Other publications of authors with the same name

An Open-loop Octave-phase Local-oscillator Generator with High-precision Correlated Phases for VHF/UHF Mobile-TV Tuners., , and . ISCAS, page 433-436. IEEE, (2009)A frequency up-conversion and two-step channel selection embedded CMOS D/A interface., , , , and . ISCAS (1), page 392-395. IEEE, (2005)A DC-offset-compensated, CT/DT hybrid filter with process-insensitive cutoff and low in-band group-delay variation for WLAN receivers., , and . APCCAS, page 1360-1363. IEEE, (2008)28.1 A handheld 50pM-sensitivity micro-NMR CMOS platform with B-field stabilization for multi-type biological/chemical assays., , , , , and . ISSCC, page 474-475. IEEE, (2016)Fully Integrated Inductor-Less Flipping-Capacitor Rectifier for Piezoelectric Energy Harvesting., , , , and . IEEE J. Solid State Circuits, 52 (12): 3168-3180 (2017)Algebraic Series-Parallel-Based Switched-Capacitor DC-DC Boost Converter With Wide Input Voltage Range and Enhanced Power Density., , , , and . IEEE J. Solid State Circuits, 54 (11): 3118-3134 (2019)Nested-Current-Mirror Rail-to-Rail-Output Single-Stage Amplifier With Enhancements of DC Gain, GBW and Slew Rate., , , , and . IEEE J. Solid State Circuits, 50 (10): 2353-2366 (2015)A 10.6-mW 26.4-GHz Dual-Loop Type-II Phase-Locked Loop Using Dynamic Frequency Detector and Phase Detector., , , , and . IEEE Access, (2020)A Fifth-Order 20-MHz Transistorized-LC-Ladder LPF With 58.2-dB SFDR, 68-µW/Pole/MHz Efficiency, and 0.13-mm2 Die Size in 90-nm CMOS., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (1): 11-15 (2013)A Solution to harmonic frequency problem: Frequency and phase coding-based brain-computer interface., , , , , and . IJCNN, page 2119-2126. IEEE, (2011)