( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Leveraging Systematic Unidirectional Error-Detecting Codes for fast STT-MRAM cache.

, , , и . VTS, стр. 1-6. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Rajendra Bari

Rajendra Persaud

Rajendra Kumar

Rajendra Chandisingh

Rajendra Chandisingh

 

Другие публикации лиц с тем же именем

Reliable in-memory neuromorphic computing using spintronics., , и . ASP-DAC, стр. 230-236. ACM, (2019)Non-Volatile Non-Shadow flip-flop using Spin Orbit Torque for efficient normally-off computing., , и . ASP-DAC, стр. 769-774. IEEE, (2016)Exploiting STT-MRAM for approximate computing., , , , и . ETS, стр. 1-6. IEEE, (2017)Dynamic Faults based Hardware Trojan Design in STT-MRAM., , , и . DATE, стр. 933-938. IEEE, (2020)Low-Power Multi-Port Memory Architecture based on Spin Orbit Torque Magnetic Devices., , и . ACM Great Lakes Symposium on VLSI, стр. 409-414. ACM, (2016)Low-Power Memristor-Based Computing for Edge-AI Applications., , , , , , и . ISCAS, стр. 1-5. IEEE, (2021)Special Session - Emerging Memristor Based Memory and CIM Architecture: Test, Repair and Yield Analysis., , , , , , , , и . VTS, стр. 1-10. IEEE, (2020)Inkjet-Printed True Random Number Generator based on Additive Resistor Tuning., , , и . DATE, стр. 1361-1366. IEEE, (2019)Spintronic normally-off heterogeneous system-on-chip design., , и . DATE, стр. 113-118. IEEE, (2018)Testing Scouting Logic-Based Computation-in-Memory Architectures., , , , , и . ETS, стр. 1-6. IEEE, (2020)