( en | de | ru )

 

Disambiguation of "Cumplido, René"

Author of the publication

copydeleteadd this publication to your clipboard
Hardware architecture for security improved Fallahpour audio watermarking scheme.

, , , , , and . IEICE Electron. Express, 11 (9): 20140223 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

René Berndt

Einfluss eines diabaten Turboladermodells auf die Gesamtprozess-Simulation abgasturboaufgeladener PKW-Dieselmotoren. TU Berlin, (2009)

Horst Renemann

Ekkehart Renesse

Dorothea Renesse

Hans Renelt

 

Other publications of authors with the same name

A secure DWT-based dual watermarking scheme for image authentication and copyright protection., , and . Multim. Tools Appl., 82 (27): 42739-42761 (November 2023)Processor arrays generation for matrix algorithms used in embedded platforms implemented on FPGAs., , and . Microprocess. Microsystems, 39 (7): 576-588 (2015)Towards a reconfigurable hardware architecture for implementing a LDPC module suitable for software radio systems., , , and . Dynamically Reconfigurable Architectures, volume 10281 of Dagstuhl Seminar Proceedings, Schloss Dagstuhl - Leibniz-Zentrum für Informatik, Germany, (2010)Reversible Image Authentication Scheme with Tampering Reconstruction Based on Very Deep Super Resolution Network., and . MICAI (1), volume 13612 of Lecture Notes in Computer Science, page 308-326. Springer, (2022)A programmable FPGA-based cryptoprocessor for bilinear pairings over F2m., , , , and . ReCoSoC, page 1-8. IEEE, (2013)A novel partition strategy for efficient implementation of 3D Cellular Genetic Algorithms., , , , and . Microprocess. Microsystems, (2024)A Single Formula and its Implementation in FPGA for Elliptic Curve Point Addition Using Affine Representation., , , and . J. Circuits Syst. Comput., 19 (2): 425-433 (2010)FPGA-architecture for Knowledge-Based Target Detection in Radar Signal Processing., and . ERSA, page 287-290. CSREA Press, (2009)Introduction to Special issue on FPGA Devices and Applications., , , and . Microprocess. Microsystems, 38 (8): 843-844 (2014)An analysis of computational models for accelerating the subtractive pixel adjacency model computation., , , and . Comput. Electr. Eng., (2015)