( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Maximum Convex Subgraphs Under I/O Constraint for Automatic Identification of Custom Instructions.

, , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (3): 483-494 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Daniel Pozzi

Franz Pozzi

Mario Laura

Marco Laurati

Riccardo Edmondo Pozzi

 

Другие публикации лиц с тем же именем

Virtual memory window for application-specific reconfigurable coprocessors., , и . IEEE Trans. Very Large Scale Integr. Syst., 14 (8): 910-915 (2006)Judiciously Spreading Approximation Among Arithmetic Components with Top-Down Inexact Hardware Design., , и . ARC, том 12083 из Lecture Notes in Computer Science, стр. 14-29. Springer, (2020)Minimizing the Application Time for Manufacturer Testing of FPGA (Abstract)., , , и . FPGA, стр. 258. ACM, (1998)ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 14 (7): 754-762 (2006)Graph Neural Networks for High-Level Synthesis Design Space Exploration., , , , и . ACM Trans. Design Autom. Electr. Syst., 28 (2): 25:1-25:20 (марта 2023)HyperPUT: Generating Synthetic Faulty Programs to Challenge Bug-Finding Tools., , и . CoRR, (2022)SAT-MapIt: A SAT-based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures., , и . DATE, стр. 1-6. IEEE, (2023)Multi-Metric SMT-Based Evaluation of Worst-Case-Error for Approximate Circuits., , , , и . DSN-W, стр. 199-202. IEEE, (2023)Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits., , , и . DAC, стр. 40. ACM, (2019)Virtual memory window for application-specific reconfigurable coprocessors., , и . DAC, стр. 948-953. ACM, (2004)