Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Why current secure scan designs fail and how to fix them?, , , and . Integr., (2017)A New Multiple-Round Dimension-Order Routing for Networks-on-Chip., , , and . IEICE Trans. Inf. Syst., 94-D (4): 809-821 (2011)Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (5): 531-540 (2007)Resilience-Aware Frequency Tuning for Neural-Network-Based Approximate Computing Chips., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (10): 2736-2748 (2017)A Fast Precision Tuning Solution for Always-On DNN Accelerators., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (5): 1236-1248 (2022)Cluster Restoration-Based Trace Signal Selection for Post-Silicon Debug., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (4): 767-779 (2019)Abstraction-Guided Simulation Using Markov Analysis for Functional Verification., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (2): 285-297 (2016)HyCA: A Hybrid Computing Architecture for Fault-Tolerant Deep Learning., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (10): 3400-3413 (2022)Statistical Modeling of Soft Error Influence on Neural Networks., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (11): 4152-4163 (November 2023)GPGPU-Based ATPG System: Myth or Reality?, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (1): 239-247 (2020)