Author of the publication

Thermal-Constrained Task Scheduling on 3-D Multicore Processors for Throughput-and-Energy Optimization.

, and . IEEE Trans. Very Large Scale Integr. Syst., 23 (11): 2719-2723 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Speed binning with high-quality structural patterns from functional timing analysis (FTA)., and . ASP-DAC, page 238-243. IEEE, (2016)In-network Congestion-aware Load Balancing at Transport Layer., , , , and . CoRR, (2018)DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction., and . IEEE Trans. Very Large Scale Integr. Syst., 28 (4): 1030-1042 (2020)Diagnostic test-pattern generation targeting open-segment defects and its diagnosis flow., , and . IET Comput. Digit. Tech., 6 (3): 186-193 (2012)An Online Thermal-Pattern-Aware Task Scheduler in 3D Multi-Core Processors., and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 100-A (12): 2901-2910 (2017)Simulation-Based Functional Test Generation for Embedded Processors., , and . IEEE Trans. Computers, 55 (11): 1335-1343 (2006)Rad-Hard Designs by Automated Latching-Delay Assignment and Time-Borrowable D-Flip-Flop., and . IEEE Trans. Computers, 71 (5): 1008-1020 (2022)Roadrunner+: An Autonomous Intersection Management Cooperating with Connected Autonomous Vehicles and Pedestrians with Spillback Considered., , and . ACM Trans. Cyber Phys. Syst., 6 (1): 5:1-5:29 (2022)Diagnosing Multiple Byzantine Open-Segment Defects Using Integer Linear Programming., , and . J. Electron. Test., 27 (6): 723-739 (2011)Fast-Yet-Accurate Statistical Soft-Error-Rate Analysis Considering Full-Spectrum Charge Collection., and . IEEE Des. Test, 30 (2): 77-86 (2013)