( en | de | ru )

 

Disambiguation of "Kim, Youngmin"

Author of the publication

copydeleteadd this publication to your clipboard
Social Spatial Mashup for Place and Object - based Information Sharing.

, , , , and . SUI, page 185. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Youngmin Kim

Youngmin Martin Kim

Youngmin Martin Kim

Youngmin Martin Kim

Youngmin Ha

 

Other publications of authors with the same name

A Ka-band Phase Shifting Low Noise Amplifier with Gain Error Compensation for 5G RF beam forming array using 14nm FinFET CMOS., , , , , , and . ISCAS, page 1-4. IEEE, (2018)Partial-LastZ: An optimized hybridization technique for 3D NoC architecture enabling adaptive inter-layer communication., , , , , and . ISOCC, page 281-284. IEEE, (2012)High-performance and energy-efficient approximate multiplier for error-tolerant applications., and . ISOCC, page 278-279. IEEE, (2017)Performance comparisons of restoration techniques in optical burst switching networks., , and . Photonic Netw. Commun., 17 (2): 171-181 (2009)Attentional Residual Network for Necking Predictions in Hot Strip Mills., , and . IEEE Trans. Ind. Informatics, 17 (6): 3890-3900 (2021)Load Balancing Mechanisms in the MANET with Multiple Internet Gateways, ., , , , , and . ICOIN, volume 3961 of Lecture Notes in Computer Science, page 207-216. Springer, (2006)Proactive Internet Gateway Discovery Mechanisms for Load-Balanced Internet Connectivity in MANET., , , , and . ICOIN, volume 5200 of Lecture Notes in Computer Science, page 285-294. Springer, (2007)Fast chip-package-PCB coanalysis methodology for power integrity of multi-domain high-speed memory: A case study., , , and . DATE, page 885-888. IEEE, (2018)Development of human-mobile communication system using electrooculogram signals., , , and . IROS, page 2160-2165. IEEE, (2001)An optimal operating point by using error monitoring circuits with an error-resilient technique., , , and . VLSI-SoC, page 69-73. IEEE, (2015)