Author of the publication

High-performance FPGA implementations of the cryptographic hash function JH.

, , , and . IET Comput. Digit. Tech., 7 (1): 29-40 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On the Development of Totally Self-checking Hardware Design for the SHA-1 Hash Function., , , , and . SECRYPT, page 270-275. SciTePress, (2012)An Intelligent Transportation System for Accident Risk Index Quantification., , and . ICEIS (1), page 318-321. SciTePress, (2012)A Top-Down Design Methodology for Ultrahigh-Performance Hashing Cores., , , and . IEEE Trans. Dependable Secur. Comput., 6 (4): 255-268 (2009)Optimising the SHA-512 cryptographic hash function on FPGAs., , , and . IET Comput. Digit. Tech., 8 (2): 70-82 (2014)Novel high throughput implementation of SHA-256 hash function through pre-computation technique., , , and . ICECS, page 1-4. IEEE, (2005)Area-Throughput Trade-Offs for SHA-1 and SHA-256 Hash Functions' Pipelined Designs., , , , , and . Journal of Circuits, Systems, and Computers, 25 (4): 1650032:1-1650032:26 (2016)Designs and comparisons of authentication modules for IPSec in configurable and extensible embedded processor., , , and . ICECS, page 243-246. IEEE, (2010)A driving simulator for discovering requirements in complex systems., , , , and . SummerSim, page 3:1-3:10. ACM, (2015)A data locality methodology for matrix-matrix multiplication algorithm., , , , , and . J. Supercomput., 59 (2): 830-851 (2012)A Methodology for Speeding Up Fast Fourier Transform Focusing on Memory Architecture Utilization., , , , , and . IEEE Trans. Signal Process., 59 (12): 6217-6226 (2011)