( en | de | ru )

 

Disambiguation of "Guerra, Lisa M."

Author of the publication

copydeleteadd this publication to your clipboard
A Methodology for Guided Behavioral-Level Optimization.

, , and . DAC, page 309-314. ACM Press, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gaëlle Lisack

Oleg Lisagor

Hamel Lisa

Jacob Lisakafu

Mateusz Lisaj

 

Other publications of authors with the same name

Concurrency characteristics in DSP programs., , and . ICASSP (2), page 433-436. IEEE Computer Society, (1994)Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification., , , , , and . DAC, page 964-969. ACM Press, (1999)An integrated system for rapid prototyping of high performance algorithm specific data paths., , , , , and . ASAP, page 134-148. IEEE, (1992)High level synthesis for reconfigurable datapath structures., , and . ICCAD, page 26-29. IEEE Computer Society / ACM, (1993)Design guidance in the power dimension., , and . ICASSP, page 2837-2840. IEEE Computer Society, (1995)Logic Optimization with Multi-Output Gates., , and . ICCD, page 416-420. IEEE Computer Society, (1993)A Methodology for Guided Behavioral-Level Optimization., , and . DAC, page 309-314. ACM Press, (1998)A partitioning scheme for optimizing interconnect power., , and . IEEE J. Solid State Circuits, 32 (3): 433-443 (1997)Instruction set mapping for performance optimization., , , , and . ICCAD, page 518-521. IEEE Computer Society / ACM, (1993)Heterogeneous BISR techniques for yield and reliability enhancement using high level synthesis transformations., , and . ASAP, page 454-465. IEEE, (1993)