( en | de | ru )

 

Disambiguation of "Vrudhula, Sarma B. K."

Author of the publication

copydeleteadd this publication to your clipboard
Reliability-aware thermal management for hard real-time applications on multi-core processors.

, and . DATE, page 137-142. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sarma Siahaan

Hassan Rahim B K

Gerhard K B Alberti

Nima Sarmadi

Srikrishna Sarma

 

Other publications of authors with the same name

Fast and robust differential flipflops and their extension to multi-input threshold gates., , , and . ISCAS, page 822-825. IEEE, (2015)Statistical waveform and current source based standard cell models for accurate timing analysis., and . DAC, page 227-230. ACM, (2008)Throughput optimal task allocation under thermal constraints for multi-core processors., , , and . DAC, page 776-781. ACM, (2009)A fast, energy efficient, field programmable threshold-logic array., , and . FPT, page 300-305. IEEE, (2014)Statistical library characterization using arbitrary polynomial chaos., , and . LASCAS, page 1-4. IEEE, (2017)Combinational equivalence checking for threshold logic circuits., , and . ACM Great Lakes Symposium on VLSI, page 102-107. ACM, (2007)Power Reduction of Functional Units Considering Temperature and Process Variations., , , and . VLSI Design, page 533-539. IEEE Computer Society, (2008)Temperature and Process Variations Aware Power Gating of Functional Units., , , , and . VLSI Design, page 515-520. IEEE Computer Society, (2008)Minimizing routing configuration cost in dynamically reconfigurable FPGAs., and . IPDPS, page 145. IEEE Computer Society, (2001)Automatic Design of Binary and Multiple-Valued Logic Gates on RTD Series., and . DSD, page 139-143. IEEE Computer Society, (2005)