Author of the publication

NoC-Based Multiprocessor Architecture for Mixed-Time-Criticality Applications.

, , , , , , , , , and 6 other author(s). Handbook of Hardware/Software Codesign, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A unified execution model for multiple computation models of streaming applications on a composable MPSoC., , and . J. Syst. Archit., 59 (10-C): 1032-1046 (2013)Time synchronization for an emulated CAN device on a Multi-Processor System on Chip., , , and . Microprocess. Microsystems, (2017)A Unified Approach to Mapping and Routing on a Network-on-Chip for Both Best-Effort and Guaranteed Service Traffic., , and . VLSI Design, (2007)dAElite: A TDM NoC Supporting QoS, Multicast, and Fast Connection Set-Up., , and . IEEE Trans. Computers, 63 (3): 583-594 (2014)An analytical model for interdependent setup/hold-time characterization of flip-flops., , , and . ISQED, page 209-214. IEEE, (2017)Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach., , , , and . DATE, page 764-769. IEEE Computer Society, (2004)Comparing Platform-aware Control Design Flows for Composable and Predictable TDM-based Execution Platforms., , and . ACM Trans. Design Autom. Electr. Syst., 24 (3): 32:1-32:26 (2019)Programming and analysing scenario-aware dataflow on a multi-processor platform., , and . DATE, page 876-881. IEEE, (2017)Conservative open-page policy for mixed time-criticality memory controllers., , and . DATE, page 525-530. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Mapping and configuration methods for multi-use-case networks on chips., , , , and . ASP-DAC, page 146-151. IEEE, (2006)