Author of the publication

Memory-efficient buffering method and enhanced reference template for embedded automatic speech recognition system.

, , , , and . IET Comput. Digit. Tech., 9 (3): 153-164 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Unsupervised Speaker Change Detection Using SVM Training Misclassification Rate., , , and . IEEE Trans. Computers, 56 (9): 1234-1244 (2007)News topics categorization using latent Dirichlet allocation and sparse representation classifier., , , , and . ICCE-TW, page 136-137. IEEE, (2015)Harmonic-Based Robust Voice Activity Detection for Enhanced Low SNR Noisy Speech Recognition System., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (11): 1928-1936 (2016)Concept indexing and expansion for social multimedia websites based on semantic processing and graph analysis., , and . New Rev. Hypermedia Multim., 22 (3): 257-269 (2016)An Embedded System Design for Ubiquitous Speech Interactive Applications Based on a Cost Effective SPCE061A Micro Controller., , , and . UIC, volume 4159 of Lecture Notes in Computer Science, page 83-92. Springer, (2006)A real-time awareness system for happiness expression based on the multilayer histogram of oriented gradients., , , , and . iCAST, page 289-293. IEEE, (2012)Instrumental activities of daily living (IADL) evaluation system based on EEG signal feature analysis., , , , , and . APSIPA, page 1-4. IEEE, (2013)REC-STA: Reconfigurable and Efficient Chip Design With SMO-Based Training Accelerator., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (8): 1791-1802 (2014)Memory-efficient buffering method and enhanced reference template for embedded automatic speech recognition system., , , , and . IET Comput. Digit. Tech., 9 (3): 153-164 (2015)Low-power enhanced system-on-chip design for sequential minimal optimisation learning core with tri-layer bus and butterfly-path accelerator., , , , , , and . IET Comput. Digit. Tech., 9 (2): 93-100 (2015)