( en | de | ru )

 

Disambiguation of "Chandrachoodan, Nitin"

Author of the publication

copydeleteadd this publication to your clipboard
Rapid Abstract Control Model for Signal Processing Implementation.

, , and . SiPS, page 418-423. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sirin Nitinawarat

Nitin Nangare

Nitin Suresh

Nitin Kaskhedikar

Nitin Jain

 

Other publications of authors with the same name

EASpiNN: Effective Automated Spiking Neural Network Evaluation on FPGA., , and . FCCM, page 242. IEEE, (2020)Interconnect Aware Test Power Reduction., , and . J. Low Power Electron., 8 (4): 516-525 (2012)Guided multilevel approximation of less significant bits for power reduction., and . VDAT, page 1-6. IEEE, (2016)Split-Knit Convolution: Enabling Dense Evaluation of Transpose and Dilated Convolutions on GPUs., , , and . HIPC, page 1-10. IEEE, (2022)Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA., and . ICIIS, page 1-4. IEEE, (2008)Layerwise Disaggregated Evaluation of Spiking Neural Networks., , , and . ISLPED, page 25:1-25:6. ACM, (2022)Optimizing power-accuracy trade-off in approximate adders., , and . DATE, page 1488-1491. IEEE, (2018)Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization., , , , and . DAC, page 182:1-182:7. ACM, (2013)Designing a passive star optical network for the India-based Neutrino Observatory., , and . NCC, page 1-6. IEEE, (2015)A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits., , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 376-386 (2019)