( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
On the Exploration of Promising Analog IC Designs via Artificial Neural Networks.

, , , , , , и . SMACD, стр. 133-136. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Michael Martins

Ludwig Martins

Olaf Martins

Christine Martins

Michael Martins

 

Другие публикации лиц с тем же именем

Two-Step RF IC Block Synthesis With Preoptimized Inductors and Full Layout Generation In-the-Loop., , , , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 989-1002 (2019)Ready-to-Fabricate RF Circuit Synthesis Using a Layout- and Variability-Aware Optimization-Based Methodology., , , , , , , , и . IEEE Access, (2020)Sub-μW Tow-Thomas based biquad filter with improved gain for biomedical applications., , , , , , и . Microelectron. J., (2020)Enhancing a Layout-Aware Synthesis Methodology for Analog ICs by Embedding Statistical Knowledge into the Evolutionary Optimization Kernel., , , и . DoCEIS, том 394 из IFIP Advances in Information and Communication Technology, стр. 531-538. Springer, (2013)On-the-fly exploration of placement templates for analog IC layout-aware sizing methodologies., , , и . SMACD, стр. 1-4. IEEE, (2016)Stochastic-based placement template generator for analog IC layout-aware synthesis., , , и . Integr., (2017)Extraction and application of wiring symmetry rules to route analog multiport terminals., , , и . ISCAS, стр. 1945-1948. IEEE, (2015)LC-VCO automatic synthesis using multi-objective evolutionary techniques., , , , , и . ISCAS, стр. 293-296. IEEE, (2014)Many-Objective Sizing Optimization of a Class-C/D VCO for Ultralow-Power IoT and Ultralow-Phase-Noise Cellular Applications., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (1): 69-82 (2019)LAYGEN II - Automatic Layout Generation of Analog Integrated Circuits., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (11): 1641-1654 (2013)