( en | de | ru )

 

Disambiguation of "Rutenbar, Rob A."

Author of the publication

copydeleteadd this publication to your clipboard
Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (6): 703-717 (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Klaus Rob

Werner Rob

Rob Stee

Rob Dupre

Rob Lemmens

 

Other publications of authors with the same name

Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (6): 703-717 (2000)Virtual Probe: A Statistical Framework for Low-Cost Silicon Characterization of Nanoscale Integrated Circuits., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (12): 1814-1827 (2011)Computer-aided design of analog and mixed-signal integrated circuits., and . Proc. IEEE, 88 (12): 1825-1854 (2000)Zen and the Art of Analog Design Automation.. IFIP Congress, page 911. North-Holland/IFIP, (1989)HPVM2FPGA: Enabling True Hardware-Agnostic FPGA Programming., , , , , , , , and . ASAP, page 1-10. IEEE, (2022)Floating-point bit-width optimization for low-power signal processing applications., , and . ICASSP, page 3208-3211. IEEE, (2002)A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits., , , , and . DAC, page 155-158. ACM, (2004)Verifying analog oscillator circuits using forward/backward abstraction refinement., , and . DATE, page 257-262. European Design and Automation Association, Leuven, Belgium, (2006)From Finance to Flip Flops: A Study of Fast Quasi-Monte Carlo Methods from Computational Finance Applied to Statistical Circuit Analysis., and . ISQED, page 685-692. IEEE Computer Society, (2007)Hardware implementation of MRF map inference on an FPGA platform., and . FPL, page 209-216. IEEE, (2012)