( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Integrated Fanout Optimization and Slack Matching of Asynchronous Circuits.

, и . ASYNC, стр. 69-76. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Peter A Ehrl

Peter A Schmid

Peter A Wuffli

Peter A Ehrl

Peter A Gloor

 

Другие публикации лиц с тем же именем

Characterizing Sparse Connectivity Patterns in Neural Networks., , , и . CoRR, (2017)Pre-Defined Sparse Neural Networks With Hardware Acceleration., , , и . IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (2): 332-345 (2019)Asynchronous Design for High-Speed and Low-Power Circuits.. PATMOS, том 4148 из Lecture Notes in Computer Science, стр. 669. Springer, (2006)Slack matching mode-based asynchronous circuits for average-case performance., и . ICCAD, стр. 219-225. IEEE, (2013)Area-Efficient Asynchronous Multilevel Single-Track Pipeline Template., и . IEEE Trans. Very Large Scale Integr. Syst., 22 (4): 838-849 (2014)Efficient asynchronous bundled-data pipelines for DCT matrix-vector multiplication., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 13 (4): 448-461 (2005)Deep-n-Cheap: An Automated Efficient and Extensible Search Framework for Cost-Effective Deep Learning., , , , , , и . SN Comput. Sci., 2 (4): 265 (2021)Yield modelling and analysis of bundled data and ring-oscillator based designs., , , , , и . IET Comput. Digit. Tech., 13 (3): 262-272 (2019)Pipeline optimization for asynchronous circuits: complexity analysis and an efficient optimal algorithm., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (3): 389-402 (2006)Hoyer regularizer is all you need for ultra low-latency spiking neural networks., , и . CoRR, (2022)