Author of the publication

LLT and LTn Schemes: Error Recovery Schemes in Mobile Environments.

, , and . PRDC, page 23-. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fault Tolerant Design Using Error Correcting Code for Multilayer Neural Networks., and . DFT, page 177-184. IEEE Computer Society, (1994)Proposal of Testable Multi-Context FPGA Architecture., and . IEICE Trans. Inf. Syst., 89-D (5): 1687-1693 (2006)Design for Delay Fault Testability of 2-Rail Logic Circuits., , and . IEICE Trans. Inf. Syst., 92-D (2): 336-341 (2009)Design for Delay Fault Testability of Dual Circuits Using Master and Slave Scan Paths., , and . IEICE Trans. Inf. Syst., 92-D (3): 433-442 (2009)X-Tolerant Test Data Compression for SOC with Enhanced Diagnosis Capability., and . IEICE Trans. Inf. Syst., 88-D (7): 1662-1670 (2005)Deterministic Delay Fault BIST Using Adjacency Test Pattern Generation., and . IEICE Trans. Inf. Syst., 88-D (9): 2135-2142 (2005)Redundant Design for Wallace Multiplier., and . IEICE Trans. Inf. Syst., 89-D (9): 2512-2524 (2006)A Checkpointing Method with Small Checkpoint Latency., , and . IEICE Trans. Inf. Syst., 91-D (3): 857-861 (2008)Scan FF Reordering for Test Volume Reduction in Chiba-scan Architecture., , and . IPSJ Trans. Syst. LSI Des. Methodol., (2011)Chiba Scan Delay Fault Testing with Short Test Application Time., and . J. Electron. Test., 26 (6): 667-677 (2010)