Author of the publication

XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs.

, , , and . ISLPED, page 1-6. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Progressive DNN Compression: A Key to Achieve Ultra-High Weight Pruning and Quantization Rates using ADMM., , , , , , , , , and 4 other author(s). CoRR, (2019)Tiny but Accurate: A Pruned, Quantized and Optimized Memristor Crossbar Framework for Ultra Efficient DNN Implementation., , , , , , , , and . CoRR, (2019)CryptoGCN: Fast and Scalable Homomorphically Encrypted Graph Convolutional Network Inference., , , , , and . NeurIPS, (2022)NeuGuard: Lightweight Neuron-Guided Defense against Membership Inference Attacks., , , , and . ACSAC, page 669-683. ACM, (2022)Online Geographical Load Balancing for Energy-Harvesting Mobile Edge Computing., , , , and . ICC, page 1-6. IEEE, (2018)A holistic tri-region MLC STT-RAM design with combined performance, energy, and reliability optimizations., , , , , and . DATE, page 1285-1290. IEEE, (2016)DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework., , , , , , and . DAC, page 18:1-18:6. ACM, (2018)NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation., , , , , , and . DAC, page 70:1-70:6. ACM, (2016)State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System., , , and . DAC, page 35:1-35:6. ACM, (2014)Performance Maximization via Frequency Oscillation on Temperature Constrained Multi-core Processors., , , , and . ICPP, page 526-535. IEEE Computer Society, (2016)