( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration.

, , , , , , , , , и . MICRO, стр. 298-311. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hassan Hasan

Istabrak Hasan

Mahamudul Hasan

Maen Khaled Amin Hasan

Alkomiet Hasan

 

Другие публикации лиц с тем же именем

Exploiting Row-Level Temporal Locality in DRAM to Reduce the Memory Access Latency., , , , , , и . CoRR, (2018)Enabling Efficient RDMA-based Synchronous Mirroring of Persistent Memory Transactions., , , , , , , , , и 3 other автор(ы). CoRR, (2018)Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices., , , и . DSN, стр. 13-25. IEEE, (2019)Bit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics., , , , и . MICRO, стр. 282-297. IEEE, (2020)GRIM-Filter: Fast seed location filtering in DNA read mapping using processing-in-memory technologies., , , , , , , , , и . BMC Genom., (2018)MetaSys: A Practical Open-source Metadata Management System to Implement and Evaluate Cross-layer Optimizations., , , , , , , и . ACM Trans. Archit. Code Optim., 19 (2): 26:1-26:29 (2022)Refresh Triggered Computation: Improving the Energy Efficiency of Convolutional Neural Network Accelerators., , , и . ACM Trans. Archit. Code Optim., 18 (1): 2:1-2:29 (2021)DR-STRaNGe: End-to-End System Design for DRAM-based True Random Number Generators., , , , , , , и . CoRR, (2022)DRAM Bender: An Extensible and Versatile FPGA-based Infrastructure to Easily Test State-of-the-art DRAM Chips., , , , , , , , и . CoRR, (2022)HiRA: Hidden Row Activation for Reducing Refresh Latency of Off-the-Shelf DRAM Chips., , , , , , , и . MICRO, стр. 815-834. IEEE, (2022)