( en | de | ru )

 

Disambiguation of "Vansteenkiste, Elias"

Author of the publication

copydeleteadd this publication to your clipboard
FASTER: Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration.

, , , , , , , , , , , , , , , , , , , , and . Microprocess. Microsystems, 39 (4-5): 321-338 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Elias Elias

Elias

Kristoffer Jörn Elias

Khosro Elias-Azar

Otto Elias

 

Other publications of authors with the same name

Liquid: High quality scalable placement for large heterogeneous FPGAs., , and . FPT, page 17-24. IEEE, (2017)Hierarchical Force-Based Block Spreading for Analytical FPGA Placement., , and . FPL, page 26-29. IEEE Computer Society, (2018)How Preserving Circuit Design Hierarchy During FPGA Packing Leads to Better Performance., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (3): 629-642 (2018)Analyzing the divide between FPGA academic and commercial results., , and . FPT, page 96-103. IEEE, (2015)A novel tool flow for increased routing configuration similarity in multi-mode circuits., , , and . ISVLSI, page 96-101. IEEE Computer Socity, (2013)Parameterised FPGA reconfigurations for efficient test set generation., , and . ReConFig, page 1-6. IEEE, (2014)A connection-based router for FPGAs., , and . FPT, page 326-329. IEEE, (2013)Liquid: Fast placement prototyping through steepest gradient descent movement., , and . FPL, page 1-4. IEEE, (2016)A Fully Parameterized Virtual Coarse Grained Reconfigurable Array for High Performance Computing Applications., , , , and . IPDPS Workshops, page 265-270. IEEE Computer Society, (2016)Logic Gates in the routing network of FPGAs (Abstract Only)., , and . FPGA, page 262. ACM, (2015)