Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

In-circuit tuning of deep learning designs.

Z. Que, D. Noronha, R. Zhao, X. Niu, S. Wilton, and W. Luk. J. Syst. Archit., (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xinyu Niu

Xinyu Chen

Jier Niu

Chaowei Niu

Xinyu Xia

Other publications of authors with the same name

Optimizing Reconfigurable Recurrent Neural Networks.Z. Que, H. Nakahara, E. Nurvitadhi, H. Fan, C. Zeng, J. Meng, X. Niu, and W. Luk. FCCM, page 10-18. IEEE, (2020)Simple and effective complementary label learning based on mean square error loss.C. Wang, X. Xu, D. Liu, X. Niu, and S. Han. Mach. Vis. Appl., 34 (6): 118 (November 2023)Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator.H. Fan, M. Ferianc, Z. Que, H. Li, S. Liu, X. Niu, and W. Luk. ASP-DAC, page 250-255. IEEE, (2022)Memory-Efficient Architecture for Accelerating Generative Networks on FPGA.S. Liu, C. Zeng, H. Fan, H. Ng, J. Meng, Z. Que, X. Niu, and W. Luk. FPT, page 30-37. IEEE, (2018)Towards Overlay-based Rapid In-Circuit Tuning of Deep Learning Designs.Z. Que, D. Noronha, R. Zhao, X. Niu, S. Wilton, and W. Luk. FPT, page 301. IEEE, (2020)A Reconfigurable Multithreaded Accelerator for Recurrent Neural Networks.Z. Que, H. Nakahara, H. Fan, J. Meng, K. Tsoi, X. Niu, E. Nurvitadhi, and W. Luk. FPT, page 20-28. IEEE, (2020)Reconfigurable Acceleration of 3D-CNNs for Human Action Recognition with Block Floating-Point Representation.H. Fan, H. Ng, S. Liu, Z. Que, X. Niu, and W. Luk. FPL, page 287-294. IEEE Computer Society, (2018)Efficient Weight Reuse for Large LSTMs.Z. Que, T. Nugent, S. Liu, L. Tian, X. Niu, Y. Zhu, and W. Luk. ASAP, page 17-24. IEEE, (2019)High-Performance Acceleration of 2-D and 3-D CNNs on FPGAs Using Static Block Floating Point.H. Fan, S. Liu, Z. Que, X. Niu, and W. Luk. IEEE Trans. Neural Networks Learn. Syst., 34 (8): 4473-4487 (August 2023)Toward Full-Stack Acceleration of Deep Convolutional Neural Networks on FPGAs.S. Liu, H. Fan, M. Ferianc, X. Niu, H. Shi, and W. Luk. IEEE Trans. Neural Networks Learn. Syst., 33 (8): 3974-3987 (2022)

BibSonomy

Disambiguation of "Niu, Xinyu"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

In-circuit tuning of deep learning designs.

Please choose a person to relate this publication to

Xinyu Niu

Xinyu Chen

Jier Niu

Chaowei Niu

Xinyu Xia

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Niu, Xinyu"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML In-circuit tuning of deep learning designs.

Please choose a person to relate this publication to

Xinyu Niu

Xinyu Chen

Jier Niu

Chaowei Niu

Xinyu Xia

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

In-circuit tuning of deep learning designs.