From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

On-Chip Memory System Optimization Design for the FT64 Scientific Stream Accelerator., , , , , , , , , и . IEEE Micro, 28 (4): 51-70 (2008)A Stream System-on-Chip Architecture for High Speed Target Recognition Based on Biologic Vision., , , , , и . Asia-Pacific Computer Systems Architecture Conference, том 4697 из Lecture Notes in Computer Science, стр. 256-267. Springer, (2007)Unified Virtual Memory Support for Deep CNN Accelerator on SoC FPGA., , , , и . ICA3PP (1), том 9528 из Lecture Notes in Computer Science, стр. 64-76. Springer, (2015)SAT: A Stream Architecture Template for Embedded Applications., , , , , и . CIT, стр. 1711-1718. IEEE Computer Society, (2010)Poster Abstract: A Template-based Framework for Generating Network Processor in FPGA., , , , и . INFOCOM Workshops, стр. 1057-1058. IEEE, (2019)Optimizing OpenCL Implementation of Deep Convolutional Neural Network on FPGA., , , , , и . NPC, том 10578 из Lecture Notes in Computer Science, стр. 100-111. Springer, (2017)Enabling a Uniform OpenCL Device View for Heterogeneous Platforms., , , , , , и . IEICE Trans. Inf. Syst., 98-D (4): 812-823 (2015)Efficient Multiple-Precision and Mixed-Precision Floating-Point Fused Multiply-Accumulate Unit for HPC and AI Applications., , , , , и . ICA3PP, том 13777 из Lecture Notes in Computer Science, стр. 642-659. Springer, (2022)Fully Distributed On-chip Instruction Memory Design for Stream Architecture Based on Field-Divided VLIW Compression., , , , и . HPCC-ICESS, стр. 25-32. IEEE Computer Society, (2012)Tiled Multi-Core Stream Architecture., , , , , , и . Trans. High Perform. Embed. Archit. Compil., (2011)