Author of the publication

Hardware-Accelerated Simulation Environment for CT Sigma-Delta Modulators Using an FPGA.

, , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (8): 471-475 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analysis and design of high speed/high linearity continuous time delta-sigma modulator., , , , , and . ISCAS, page 1268-1271. IEEE, (2013)Comparison Study of Integrated Potentiostats: Resistive-TIA, Capacitive-TIA, CT ΣΔ Modulator., , , , , and . ISCAS, page 1-5. IEEE, (2018)A bidirectional neural interface with a HV stimulator and a LV neural amplifier., , , , , and . ISCAS, page 401-404. IEEE, (2013)Evaluation of single-bit sigma-delta modulator DAC for electrical impedance spectroscopy., , and . BioCAS, page 1-4. IEEE, (2017)A 1.92-GS/s CT ΔΣ modulator with 70-db DR and 78-db SFDR in 15-MHz bandwidth., , , , , , and . NEWCAS, page 480-483. IEEE, (2014)Enhanced Arbiter PUFs using custom sized structures for reduced noise sensitivity., , , and . ICECS, page 568-571. IEEE, (2016)An AC-powered optical receiver consuming 270μW for transcutaneous 2Mb/s data transfer., , , , , , , and . ISSCC, page 304-306. IEEE, (2011)Hardware-Accelerated Simulation Environment for CT Sigma-Delta Modulators Using an FPGA., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (8): 471-475 (2012)A GP algorithm for efficient synthesis of GM-C filters on a hexagonal FPAA structure., , , and . GECCO, page 295-296. ACM, (2008)A 32-ch Neuromodulator with redundant Voltage Monitors avoiding Blocking Capacitors., , , , , and . ESSCIRC, page 201-204. IEEE, (2022)