Author of the publication

An ultra high speed architecture for VLSI implementation of hash functions.

, , and . ICECS, page 990-993. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low voltage swing gates for low power consumption., and . ISCAS (1), page 234-237. IEEE, (1999)Adopting software engineering practices to network processor devices introducing the Domain Specific Modeling paradigm to the ForCES Framework., , , and . CNSM, page 366-369. IEEE, (2010)Applying Low Power Techniques in AES MixColumn/InvMixColumn Transformations., , and . ICECS, page 1089-1092. IEEE, (2006)High performance cryptographic engine PANAMA: hardware implementation., , and . ICECS, page 575-578. IEEE, (2004)In-band coding technique to promptly enhance SDH/SONET fiber-optic channels with FEC capabilities., and . Eur. Trans. Telecommun., 15 (2): 117-133 (2004)Towards a Network Abstraction Model for SDN., , , and . J. Netw. Syst. Manag., 23 (2): 309-327 (2015)PHOENI2X - A European Cyber Resilience Framework With Artificial-Intelligence-Assisted Orchestration, Automation and Response Capabilities for Business Continuity and Recovery, Incident Response, and Information Exchange., , , , , , , , , and 8 other author(s). CoRR, (2023)High Speed Networking Security: Design and Implementation of Two New DDP-Based Ciphers., , and . Mob. Networks Appl., 10 (1-2): 219-231 (2005)64-bit Block ciphers: hardware implementations and comparison analysis., , , and . Comput. Electr. Eng., 30 (8): 593-604 (2004)Efficient architecture and hardware implementation of the Whirlpool hash function., and . IEEE Trans. Consumer Electron., 50 (1): 208-213 (2004)