( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design of Approximate Booth Squarer for Error-Tolerant Computing.

, , , и . IEEE Trans. Very Large Scale Integr. Syst., 28 (5): 1230-1241 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Gernot H M Günther

Gesa H -M Bertrang

Philippe H M Bräunig

Gernot H M Günther

H J M Turner

 

Другие публикации лиц с тем же именем

Quantization aware approximate multiplier and hardware accelerator for edge computing of deep learning applications., , , , и . Integr., (2021)A 0.5 V Low Power DTMOS OTA-C Filter for ECG Sensing Applications., , , , и . IEEE SENSORS, стр. 1-4. IEEE, (2018)Approximate Three-Operand Binary Adder for Error-Resilient Applications., , , , и . iSES, стр. 287-291. IEEE, (2023)Design of 5-Bit Flash ADC Using Multiple Input Standard Cell Gates for Large Input Swing., , , и . ISVLSI, стр. 585-588. IEEE Computer Society, (2017)Performance Enhancement of Split Length Compensated Operational Amplifiers., , , и . ISVLSI, стр. 608-613. IEEE Computer Society, (2018)An Asynchronous Analog to Digital Converter for Surveillance Camera Applications., , , , и . ISVLSI, стр. 164-169. IEEE Computer Society, (2018)A Gracefully Degrading and Energy-Efficient Fault Tolerant NoC Using Spare Core., , и . ISVLSI, стр. 146-151. IEEE Computer Society, (2016)Reversible Logic Implementation of Image Denoising for Grayscale Images., , , и . MWSCAS, стр. 138-141. IEEE, (2020)Design and Analysis of Energy Efficient Reversible Logic based Full Adder., , , , и . MWSCAS, стр. 339-342. IEEE, (2019)Two-Step Flash ADC Using Standard Cell Based Flash ADCs., , , , и . iSES, стр. 292-295. IEEE, (2019)