( en | de | ru )

 

Disambiguation of "Kwak, Sung-Ung"

Author of the publication

copydeleteadd this publication to your clipboard
A behavioral modeling approach to the design of a low jitter clock source.

, , , and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (11): 804-814 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Jung Chul Kwak

Sookhee Kwak

Thomas Kwak

Misook Kwak

Miran Kwak

 

Other publications of authors with the same name

A dual 10-b 200-MSPS pipelined D/A converter with DLL-based clock synthesizer., , and . IEEE J. Solid State Circuits, 39 (11): 1829-1838 (2004)A 1.05A/m Minimum Magnetic Field Strength Single-Chip Fully Integrated Biometric Smart Card SoC Achieving 1014.7ms Transaction Time with Anti-Spoofing Fingerprint Authentication., , , , , , , , , and 4 other author(s). ISSCC, page 504-506. IEEE, (2022)A 1.05-A/m Minimum Magnetic Field Strength Single-Chip, Fully Integrated Biometric Smart Card SoC Achieving 792.5-ms Transaction Time With Anti-Spoofing Fingerprint Authentication., , , , , , , , , and 10 other author(s). IEEE J. Solid State Circuits, 58 (1): 155-166 (2023)A behavioral modeling approach to the design of a low jitter clock source., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (11): 804-814 (2003)A 10-b 20-Msample/s low-power CMOS ADC., , , and . IEEE J. Solid State Circuits, 30 (5): 514-521 (May 1995)A 4-nm 16-Gb/s/pin Single-Ended PAM-4 Parallel Transceiver With Switching-Jitter Compensation and Transmitter Optimization., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 59 (1): 184-195 (January 2024)9.6 A 6th-Order Quadrature CTDSM using Double-OTA and Quadrature NSSAR with 171.3dB FoMs in 14nm., , , , , , and . ISSCC, page 178-180. IEEE, (2024)9.2 A 2.08mW 64.4dB SNDR 400MS/s 12b Pipelined-SAR ADC using Mismatch and PVT Variation Tolerant Dynamically Biased Ring Amplifier in 8nm., , , , , , and . ISSCC, page 170-172. IEEE, (2024)A 10A/μs Fast Transient AOT Voltage Regulator on DDR5 DIMM with Dithered Pseudo-Constant Switching Frequency Achieving -6dB Harmonic Suppression., , , , , , , , , and 2 other author(s). VLSI Circuits, page 1-2. IEEE, (2021)A Reconfigurable Series-Parallel Charger for Dual-Battery Applications with 89W 97.7% Efficiency in Direct Charging Mode., , , , , , , , , and 1 other author(s). ISSCC, page 476-478. IEEE, (2022)