Author of the publication

SiLago-CoG: Coarse-Grained Grid-Based Design for Near Tape-Out Power Estimation Accuracy at High Level.

, , and . ISVLSI, page 25-31. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Parallel distributed scalable runtime address generation scheme for a coarse grain reconfigurable computation and storage fabric., , , , , and . Microprocess. Microsystems, 38 (8): 788-802 (2014)Architecture and Implementation of Dynamic Parallelism, Voltage and Frequency Scaling (PVFS) on CGRAs., , , , , , and . JETC, 11 (4): 40:1-40:29 (2015)Customization methodology of a Coarse Grained Reconfigurable architecture., , and . NORCHIP, page 1-4. IEEE, (2014)SiLago-CoG: Coarse-Grained Grid-Based Design for Near Tape-Out Power Estimation Accuracy at High Level., , and . ISVLSI, page 25-31. IEEE Computer Society, (2017)Energy-aware coarse-grained reconfigurable architectures using dynamically reconfigurable isolation cells., , , , , , and . ISQED, page 104-111. IEEE, (2013)Atomic stream computation unit based on micro-thread level parallelism., and . ASAP, page 25-29. IEEE Computer Society, (2015)A scalable custom simulation machine for the Bayesian Confidence Propagation Neural Network model of the brain., , , , and . ASP-DAC, page 578-585. IEEE, (2014)Spiking brain models: Computation, memory and communication constraints for custom hardware implementation., , and . ASP-DAC, page 556-562. IEEE, (2014)Distributed Runtime Computation of Constraints for Multiple Inner Loops., , and . DSD, page 389-395. IEEE Computer Society, (2013)