( en | de | ru )

 

Disambiguation of "Lee, Jongeun"

Author of the publication

copydeleteadd this publication to your clipboard
RRNet: Repetition-Reduction Network for Energy Efficient Depth Estimation.

, , , and . IEEE Access, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jongeun Kim

Xavier Lee Lee

Bongsoo Lee

The role of negative regulators in coordination of the Myxococcus xanthus developmental program. Uni Marburg, (2009)

Min-Hi Lee

Induction and regulation of antiviral defence mechanisms through intracytoplasmic sensors. HU Berlin, (2009)

Hyemin Lee

 

Other publications of authors with the same name

Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces., , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (8): 2799-2802 (2016)Improving performance of loops on DIAM-based VLIW architectures., , , and . LCTES, page 135-144. ACM, (2014)A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (7): 1018-1027 (2010)Training-Free Stuck-At Fault Mitigation for ReRAM-Based Deep Learning Accelerators., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (7): 2174-2186 (July 2023)Evaluator-executor transformation for efficient pipelining of loops with conditionals., , and . ACM Trans. Archit. Code Optim., 10 (4): 62:1-62:23 (2013)Improving performance of nested loops on reconfigurable array processors., , , and . ACM Trans. Archit. Code Optim., 8 (4): 32:1-32:23 (2012)Memory access optimization in compilation for coarse-grained reconfigurable architectures., , , and . ACM Trans. Design Autom. Electr. Syst., 16 (4): 42:1-42:27 (2011)Efficient Execution of Stream Graphs on Coarse-Grained Reconfigurable Architectures., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 1978-1988 (2017)Double MAC on a DSP: Boosting the Performance of Convolutional Neural Networks on FPGAs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (5): 888-897 (2019)SparTANN: sparse training accelerator for neural networks with threshold-based sparsification., , and . ISLPED, page 211-216. ACM, (2020)