( en | de | ru )

 

Disambiguation of "Fazzolari, Rocco"

Author of the publication

copydeleteadd this publication to your clipboard
Dynamically-loaded Hardware Libraries (HLL) technology for audio applications.

, , , , , , and . ACSSC, page 882-886. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Antonio Fazzolari

Anton Rocco

Rocco Hüneke

Rocco Pöhlandt

Goranka Rocco

 

Other publications of authors with the same name

Algorithm acceleration on LEON-2 processor using a reconfigurable bit manipulation unit., , , and . WISES, page 6-11. IEEE, (2010)VLSI implementation of reconfigurable cells for RFU in embedded processors., , , , and . ICECS, page 1180-1183. IEEE, (2010)A Wireless Sensor Node for Acoustic Emission Non-destructive Testing., , , , , , and . ApplePies, volume 512 of Lecture Notes in Electrical Engineering, page 1-7. Springer, (2017)Robust throughput boosting for low latency dynamic partial reconfiguration., , , , , , and . SoCC, page 86-90. IEEE, (2017)Acoustic Emissions Detection and Ranging of Cracks in Metal Tanks Using Deep Learning., , , , , , and . ApplePies, volume 627 of Lecture Notes in Electrical Engineering, page 325-331. Springer, (2019)A M-PSK Timing Recovery Loop Based on Q-Learning., , , , , , and . ApplePies, volume 866 of Lecture Notes in Electrical Engineering, page 39-44. Springer, (2021)Automatic IP Core Generator for FPGA-Based Q-Learning Hardware Accelerators., , , , , and . ApplePies, volume 1036 of Lecture Notes in Electrical Engineering, page 242-247. Springer, (2022)A Parallel Hardware Implementation for 2-D Hierarchical Clustering Based on Fuzzy Logic., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (4): 1428-1432 (2021)An FPGA-based multi-agent Reinforcement Learning timing synchronizer., , , , , , and . Comput. Electr. Eng., (2022)Digital Signal Processing Accelerator for RISC-V., , , , , , and . ICECS, page 703-706. IEEE, (2019)