( en | de | ru )

 

Disambiguation of "Kumar, T. Nandha"

Author of the publication

copydeleteadd this publication to your clipboard
Implementation of time-aware sensing technique for multilevel phase change memory cell.

, , and . Microelectron. J., (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rohini Kumar

Aditya Kumar

Podiyanachari Santhosh Kumar

Pardeep Kumar

Mahmoud Kumari Zadeh

 

Other publications of authors with the same name

Current-Based Testing, Modeling and Monitoring for Operational Deterioration of a Memristor-Based LUT., , and . J. Electron. Test., 32 (5): 587-599 (2016)Implementation of time-aware sensing technique for multilevel phase change memory cell., , and . Microelectron. J., (2016)Approximate computing using frequency upscaling., , , and . IET Circuits Devices Syst., 13 (7): 1018-1026 (2019)An automated approach for locating multiple faulty LUTs in an FPGA., and . Microelectron. Reliab., 48 (11-12): 1900-1906 (2008)Simulation-based evaluation of frequency upscaled operation of exact/approximate ripple carry adders., , , and . DFT, page 1-6. IEEE Computer Society, (2017)On the multiple fault detection of a nano crossbar., , , and . DFT, page 134-139. IEEE Computer Society, (2012)A Novel Heuristic Method for Application-Dependent Testing of a SRAM-Based FPGA Interconnect., and . IEEE Trans. Computers, 62 (1): 163-172 (2013)Electrical model of multi-level bipolar Ta2O5/TaOx Bi-layered ReRAM., , and . Microelectron. J., (2019)A SPICE Model of the Ta2O5TaOx Bi-Layered RRAM., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (9): 1487-1498 (2016)Inexact designs for approximate low power addition by cell replacement., , and . DATE, page 660-665. IEEE, (2016)