( en | de | ru )

 

Disambiguation of "Vipin, Kizheppatt"

Author of the publication

copydeleteadd this publication to your clipboard
Enabling partial reconfiguration and low latency routing using segmented FPGA NoCs.

, , and . FPL, page 1-8. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vipin Agarwal

Vipin Kerala Varma

Vipin Kerala Varma

 

Other publications of authors with the same name

FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications., and . ACM Comput. Surv., 51 (4): 72:1-72:39 (2018)Accelerating DNA Sequence Analysis using Content-Addressable Memory in FPGAs., , and . SmartCloud, page 69-72. IEEE, (2023)Automated Partial Reconfiguration Design for Adaptive Systems with CoPR for Zynq., and . FCCM, page 202-205. IEEE Computer Society, (2014)An approach for redundancy in FlexRay networks using FPGA partial reconfiguration., , , and . DATE, page 721-724. EDA Consortium San Jose, CA, USA / ACM DL, (2013)A threat-based Connect6 implementation on FPGA., and . FPT, page 1-4. IEEE, (2011)Designing a virtual runtime for FPGA accelerators in the cloud., , , , and . FPL, page 1-2. IEEE, (2016)OpenNoC: An Open-Source NoC Infrastructure for FPGA-Based Hardware Acceleration., and . IEEE Embed. Syst. Lett., 11 (4): 123-126 (2019)Virtualized FPGA Accelerators for Efficient Cloud Computing., , and . CloudCom, page 430-435. IEEE Computer Society, (2015)Mapping Time-Critical Safety-Critical Cyber Physical Systems to Hybrid FPGAs., , , and . CPSNA, page 31-36. IEEE Computer Society, (2014)ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq., and . IEEE Embed. Syst. Lett., 6 (3): 41-44 (2014)