( en | de | ru )

 

Disambiguation of "Garnica, Oscar"

Author of the publication

copydeleteadd this publication to your clipboard
Empirical Characterization of the Latency of Long Asynchronous Pipelines with Data-Dependent Module Delays.

, , , , , and . PDP, page 112-119. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sigisfredo Garnica

Alfonso Martínez Garnica

Oscar Jacob

Oscar Lücke

Oscar Zaepke

 

Other publications of authors with the same name

Reducing power of functional units in high-performance processors by checking instruction codes and resizing adders., , , , , and . IET Comput. Digit. Tech., 1 (2): 113-119 (2007)Optimizing L1 cache for embedded systems through grammatical evolution., , , , and . Soft Comput., 20 (6): 2451-2465 (2016)Approaching epistemic and aleatoric uncertainty with evolutionary optimization: examples and challenges., , , , , , and . GECCO Companion, page 1909-1915. ACM, (2022)Tree-Based Grammatical Evolution with Non-Encoding Nodes., , and . GECCO Companion, page 63-64. ACM, (2023)Improving reliability of embedded systems through dynamic memory manager optimization using grammatical evolution., , , , , and . GECCO, page 1227-1234. ACM, (2010)Short and Medium Term Blood Glucose Prediction Using Multi-objective Grammatical Evolution., , , and . EvoApplications, volume 12104 of Lecture Notes in Computer Science, page 494-509. Springer, (2020)Modelling Asynchronous Systems using Probability Distribution Functions., , , , and . PDP, page 3-11. IEEE Computer Society, (2008)Improving SMT performance: an application of genetic algorithms to configure resizable caches., , , , and . GECCO (Companion), page 2029-2034. ACM, (2009)Optimization of Asynchronous Delay-Insensitive Pipeline Latency Using Stage Reorganization and Optimal Stage Parameter Estimation., , and . Fundam. Informaticae, 50 (2): 155-174 (2002)A phase adaptive cache hierarchy for SMT processors., , , , , and . Microprocess. Microsystems, 35 (8): 683-694 (2011)