( en | de | ru )

 

Disambiguation of "Restuccia, Francesco"

Author of the publication

copydeleteadd this publication to your clipboard
Can You Fix My Neural Network? Real-Time Adaptive Waveform Synthesis for Resilient Wireless Signal Classification.

, , and . INFOCOM, page 1-10. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Cosimo Restuccia

Francesco Bettella

Protein secondary structure prediction using optimized scoring functions: a comparative statistical method. FU Berlin, (2009)

Francesco Knechtli

Francesco Pinosa

Francesco Solimena

 

Other publications of authors with the same name

Analysis and Optimization of a Protocol for Mobile Element Discovery in Sensor Networks., , , and . IEEE Trans. Mob. Comput., 13 (9): 1942-1954 (2014)Blockchain for the Internet of Things: Present and Future., , , , and . CoRR, (2019)BeamSense: Rethinking Wireless Sensing with MU-MIMO Wi-Fi Beamforming Feedback., , , and . CoRR, (2023)My SIM is Leaking My Data: Exposing Self-Login Privacy Breaches in Smartphones., , , , and . CoRR, (2020)Consideration of Wind Speed Variability in Creating a Regional Aggregate Wind Power Time Series, , , and . Resources, 3 (1): 215--234 (Feb 27, 2014)Optimizing the Lifetime of Sensor Networks with Uncontrollable Mobile Sinks and QoS Constraints., and . ACM Trans. Sens. Networks, 12 (1): 2:1-2:31 (2016)SDR-LoRa: dissecting and implementing LoRa on software-defined radios to advance experimental IoT research., , , , and . WiNTECH@MOBICOM, page 24-31. ACM, (2022)DeepBeam: Deep Waveform Learning for Coordination-Free Beam Management in mmWave Networks., , and . MobiHoc, page 61-70. ACM, (2021)DeepCSI: Rethinking Wi-Fi Radio Fingerprinting Through MU-MIMO CSI Feedback Deep Learning., , and . ICDCS, page 1062-1072. IEEE, (2022)Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoCs., , , , and . ECRTS, volume 165 of LIPIcs, page 12:1-12:23. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2020)