( en | de | ru )

 

Disambiguation of "Rose, Garrett S."

Author of the publication

copydeleteadd this publication to your clipboard
Nanoelectronic Security Designs for Resource-Constrained Internet of Things Devices: Finding Security Solutions with Nanoelectronic Hardwares.

, , and . IEEE Consumer Electronics Magazine, 7 (6): 15-22 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Garrett Greenan

Garrett Warnell

Garrett Galvin

Nicholas Garrett

Ruth Garrett

 

Other publications of authors with the same name

A Review of Spiking Neuromorphic Hardware Communication Systems., , , and . IEEE Access, (2019)Hardware security strategies exploiting nanoelectronic circuits., , , , , and . ASP-DAC, page 368-372. IEEE, (2013)Nano Meets Security: Exploring Nanoelectronic Devices for Security Applications., , , , , , and . Proc. IEEE, 103 (5): 829-849 (2015)Design Considerations for Multilevel CMOS/Nano Memristive Memory., , and . JETC, 8 (1): 6:1-6:22 (2012)Design of Neuromorphic Architectures with Memristors., , , , and . Network Science and Cybersecurity, volume 55 of Advances in Information Security, Springer, (2014)Circuit Techniques for Online Learning of Memristive Synapses in CMOS-Memristor Neuromorphic Systems., , , and . ACM Great Lakes Symposium on VLSI, page 479-482. ACM, (2017)An Application Development Platform for neuromorphic computing., , , , , , , , and . IJCNN, page 1347-1354. IEEE, (2016)A Secure Integrity Checking System for Nanoelectronic Resistive RAM., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 416-429 (2019)Introduction to the Special Issue on Hardware-Assisted Security for Emerging Internet of Things., , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (1): 1:1-1:3 (2022)Memristive Mixed-Signal Neuromorphic Systems: Energy-Efficient Learning at the Circuit-Level., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (1): 125-136 (2018)