( en | de | ru )

 

Disambiguation of "Nowka, Kevin J."

Author of the publication

copydeleteadd this publication to your clipboard
A low latency and low power dynamic Carry Save Adder.

, , , , , , , and . ISCAS (2), page 477-480. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Ali Kevin

Ulrich Nowka

Helmut Nowka

Anja Nowka

Harry Nowka

 

Other publications of authors with the same name

Transforming memory systems: Optimizing for client value on emerging workloads.. VLSI-DAT, page 1-2. IEEE, (2012)Statistical yield analysis of silicon-on-insulator embedded DRAM., , , , , , , and . ISQED, page 190-194. IEEE Computer Society, (2009)Dynamically Pulsed MTCMOS with Bus Encoding for Total Power and Crosstalk Minimization., , , , and . ISQED, page 88-93. IEEE Computer Society, (2005)Circuit design techniques for a gigahertz integer microprocessor., and . ICCD, page 11-16. IEEE Computer Society, (1998)Power Gating with Multiple Sleep Modes., , , and . ISQED, page 633-637. IEEE Computer Society, (2006)Evaluation of Dynamic-Threshold Logic for Low-Power VLSI Design in 0.13um PD-SOI., , and . VLSI-SOC, page 263-. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Requirement-based design methods for adaptive communications links., , , , , and . DAC, page 93-98. ACM, (2004)A 32nm 0.5V-supply dual-read 6T SRAM., , , , , , , , , and 5 other author(s). CICC, page 1-4. IEEE, (2010)"Timing closure by design, " a high frequency microprocessor design methodology., , , , , , , , , and 7 other author(s). DAC, page 712-717. ACM, (2000)Gate-Induced Barrier Field Effect Transistor (GBFET) - A New Thin Film Transistor for Active Matrix Liquid Crystal Display Systems., , , , and . VLSI Design, page 89-93. IEEE Computer Society, (2006)