Author of the publication

Interconnect Effort - A Unification of Repeater Insertion and Logical Effort.

, and . ISVLSI, page 55-61. IEEE Computer Society, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

PLayPUF: Programmable Logically Erasable PUFs for Forward and Backward Secure Key Management., , , , and . IACR Cryptology ePrint Archive, (2015)An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart., , , , , and . DATE, page 732-733. IEEE, (2017)Bus-invert coding for low-power I/O., and . IEEE Trans. Very Large Scale Integr. Syst., 3 (1): 49-58 (1995)Grand Challenges for Embedded Security Research in a Connected World., , , , , , , , , and . CoRR, (2020)Cost-Effective and Flexible Asynchronous Interconnect Technology for GALS Systems., , , , , , , and . IEEE Micro, 41 (1): 69-81 (2021)Node merging: A transformation on bit-level dependence graphs for efficient VLSI array design., and . ASAP, page 442-453. IEEE, (1993)Temperature measurement in Content Addressable Memory cells using bias-controlled VCO., and . SoCC, page 147-150. IEEE, (2008)Low power digital design in FPGAs (poster abstract): a study of pipeline architectures implemented in a FPGA using a low supply voltage to reduce power consumption., , and . FPGA, page 220. ACM, (2000)An architecture-independent instruction shuffler to protect against side-channel attacks., , , and . ACM Trans. Archit. Code Optim., 8 (4): 20:1-20:19 (2012)Wave-pipelining: a tutorial and research survey., , , and . IEEE Trans. Very Large Scale Integr. Syst., 6 (3): 464-474 (1998)