Author of the publication

Semi-Automatic Composition of Loop Transformations for Deep Parallelism and Memory Hierarchies.

, , , , , , and . Int. J. Parallel Program., 34 (3): 261-317 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ArchExplorer for Automatic Design Space Exploration., , , , and . IEEE Micro, 30 (5): 5-15 (2010)UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development., , , , , , , and . IEEE Comput. Archit. Lett., 6 (2): 45-48 (2007)Data Caches for Superscalar Processors., , and . International Conference on Supercomputing, page 60-67. ACM, (1997)Speculative Prefetching., and . International Conference on Supercomputing, page 57-66. ACM, (1993)Introduction to the workshop on trends in machine learning., and . TIML@ISCA, page 1. ACM, (2017)Quick and Practical Run-Time Evaluation of Multiple Program Optimizations., , , and . Trans. High Perform. Embed. Archit. Compil., (2007)A Cache Visualization Tool., , , and . Computer, 30 (7): 71-78 (1997)Leveraging the Error Resilience of Neural Networks for Designing Highly Energy Efficient Accelerators., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (8): 1223-1235 (2015)ArchRanker: A ranking approach to design space exploration., , , , , , and . ISCA, page 85-96. IEEE Computer Society, (2014)Cluster Cache Monitor., , , , and . SBAC-PAD, page 1-8. IEEE Computer Society, (2013)