( en | de | ru )

 

Disambiguation of "Kabbani, Adnan"

Author of the publication

copydeleteadd this publication to your clipboard
Delay analysis of CMOS gates using modified logical effort model.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (6): 937-947 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Marwan Kabbani

Mohammad Kabbani

Muhammad Adnan

Akif Adnan

Fazal Adnan

 

Other publications of authors with the same name

Dynamic CMOS noise immunity estimation in submicron regime., and . ISCAS (1), page 529-532. IEEE, (1999)FPGA implementation of adaptive segmentation for non-stationary biomedical signals., , and . IET Circuits Devices Syst., 4 (3): 239-250 (2010)Mapping the AWE-RLC model into a simple RC circuit with its application to buffer insertion., , and . CCECE, page 152-155. IEEE, (2011)Delay analysis of CMOS gates using modified logical effort model., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (6): 937-947 (2005)Logical effort based dynamic power estimation and optimization of static CMOS circuits.. Integr., 43 (3): 279-288 (2010)Estimation of ground bounce effects on CMOS circuits., and . ISCAS (1), page 533-536. IEEE, (1999)Can Future Smart Cities Powered by 100% Renewables and Made Cyber Secured-A Analytical Approach., , , , , and . ICGS3, IEEE, (2019)Technology-portable analytical model for DSM CMOS inverter transition-time estimation., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (9): 1177-1187 (2003)Complex CMOS Gate Collapsing Technique and its Application to Transient Time.. Journal of Circuits, Systems, and Computers, 19 (5): 1025-1040 (2010)Modeling and Optimization of Switching Power Dissipation in Static CMOS Circuits.. ISVLSI, page 281-285. IEEE Computer Society, (2008)