Author of the publication

Shielding Area Optimization Under the Solution of Interconnect Crosstalk.

, , , and . J. Comput. Sci. Technol., 20 (6): 901-906 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Performance and RLC crosstalk driven global routing., , , , , and . ISCAS (5), page 65-68. IEEE, (2004)Shielding Area Optimization Under the Solution of Interconnect Crosstalk., , , and . J. Comput. Sci. Technol., 20 (6): 901-906 (2005)Algorithm for yield driven correction of layout., , , and . ISCAS (5), page 241-245. IEEE, (2004)Shielding area optimization under the solution of interconnect crosstalk., , , , , and . ISCAS (5), page 297-300. IEEE, (2004)Clock-Tree Aware Placement Based on Dynamic Clock-Tree Building., , , and . ISCAS, page 2040-2043. IEEE, (2007)Thermal Impacts of Leakage Power in 2D/3D floorplanning., , , and . Journal of Circuits, Systems, and Computers, 19 (7): 1483-1495 (2010)Simultaneous slack budgeting and retiming for synchronous circuits optimization., , , and . ASP-DAC, page 49-54. IEEE, (2010)PS-FPG: pattern selection based co-design of floorplan and power/ground network with wiring resource optimization., , , , and . ASP-DAC, page 769-774. IEEE, (2010)Partitioning-based decoupling capacitor budgeting via sequence of linear programming., , , and . Integr., 40 (4): 516-524 (2007)An efficient hierarchical timing-driven Steiner tree algorithm for global routing., , , , and . Integr., 35 (2): 69-84 (2003)