Author of the publication

Exploiting Heterogeneity in Cache Hierarchy in Dark-Silicon 3D Chip Multi-processors.

, , , and . DSD, page 314-321. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

FPGA implementation of a fault-tolerant application-specific NoC design., , and . DTIS, page 1-6. IEEE, (2016)Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors., , , and . DAC, page 224-229. IEEE, (2007)Data compression for improving SPM behavior., , , , and . DAC, page 401-406. ACM, (2004)Utilizing Prefetch Buffers for Iterative Graph Applications., and . DSD, page 359-365. IEEE, (2023)An ILP-Based Approach to Locality Optimization., , and . LCPC, volume 3602 of Lecture Notes in Computer Science, page 149-163. Springer, (2004)Reducing memory space consumption through dataflow analysis.. Comput. Lang. Syst. Struct., 37 (4): 168-177 (2011)Implications of non-volatile memory as primary storage for database management systems., , , , and . SAMOS, page 164-171. IEEE, (2016)Analysis of Design Parameters in Safety-Critical Computers., , , , , and . IEEE Trans. Emerg. Top. Comput., 8 (3): 712-723 (2020)Reliability-Aware Heterogeneous 3D Chip Multiprocessor Design., and . J. Electron. Test., 29 (2): 177-184 (2013)GateKeeper-GPU: Fast and Accurate Pre-Alignment Filtering in Short Read Mapping., , , , and . IPDPS Workshops, page 209. IEEE, (2021)