Author of the publication

Bit Parallel 6T SRAM In-memory Computing with Reconfigurable Bit-Precision.

, , , , and . DAC, page 1-6. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Refresh-Less eDRAM Macro With Embedded Voltage Reference and Selective Read for an Area and Power Efficient Viterbi Decoder., , and . IEEE J. Solid State Circuits, 50 (10): 2451-2462 (2015)Improved Perturbation Vector Generation Method for Accurate SRAM Yield Estimation., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (9): 1511-1521 (2017)An Immersive Environment for a Virtual Cultural Festival., , and . HCI (19), volume 8022 of Lecture Notes in Computer Science, page 409-415. Springer, (2013)Experimental study on bilateral control method with consideration of object rigidity., , , , , , , and . MHS, page 1-4. IEEE, (2017)Revival of a Traditional Japanese Festival: Virtual Ato-Matsuri across Time and Space., , , , , and . Culture and Computing, page 210-211. IEEE Computer Society, (2013)Segmented Match-Line and Charge-Sharing Based Low-Cost TCAM., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (12): 5104-5108 (2022)Virtual Yamahoko parade in virtual Kyoto., , , , , and . SIGGRAPH Posters, page 146:1. ACM, (2010)Content addressable memory based binarized neural network accelerator using time-domain signal processing., , , , and . DAC, page 138:1-138:6. ACM, (2018)A Dynamic Power Transistor-Based CL-LDO with Wide Load Range and -53 dB PSRR Improvement., , , , , and . ISOCC, page 37-38. IEEE, (2023)Design and Analysis of Compound Gates for Lightweight Multiplier., , , and . ISOCC, page 127-128. IEEE, (2023)