( en | de | ru )

 

Disambiguation of "Yoo, Sungjoo"

Author of the publication

copydeleteadd this publication to your clipboard
Exploiting Early Partial Reconfiguration of Run-Time Reconfigurable FPGAs in Embedded Systems Design.

, , and . FPGA, page 247. ACM, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chanyeol Yoo

Angelina Yoo

Young Yoo

Haiseung Yoo

Joonhyuk Yoo

 

Other publications of authors with the same name

Precision Highway for Ultra Low-Precision Quantization., , , and . CoRR, (2018)An industrial perspective of power-aware reliable SoC design., , and . ASP-DAC, page 555-557. IEEE, (2008)An FPGA-based platform for non volatile memory emulation., and . NVMSA, page 1-4. IEEE, (2017)An Efficient Simulation Environment and Simulation Techniques for Bluetooth Device Design., , , , , , and . Des. Autom. Embed. Syst., 8 (2-3): 119-138 (2003)Scheduling with accurate communication delay model and scheduler implementation for multiprocessor system-on-chip., , , , and . Des. Autom. Embed. Syst., 11 (2-3): 167-191 (2007)Fast cycle-approximate MPSoC simulation based on synchronization time-point prediction., , and . Des. Autom. Embed. Syst., 11 (4): 223-247 (2007)An Analytical Dynamic Scaling of Supply Voltage and Body Bias Based on Parallelism-Aware Workload and Runtime Distribution., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (4): 568-581 (2009)Temperature-Aware Integrated DVFS and Power Gating for Executing Tasks With Runtime Distribution., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (9): 1381-1394 (2010)$Q$ -Value Prediction for Reinforcement Learning Assisted Garbage Collection to Reduce Long Tail Latency in SSD., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2240-2253 (2020)FPGA-based prototyping systems for emerging memory technologies., , , , and . RSP, page 115-120. IEEE, (2014)