Author of the publication

GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing.

, , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (4): 640-653 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Temperature-Aware NBTI Modeling and the Impact of Standby Leakage Reduction Techniques on Circuit Performance Degradation., , , , , and . IEEE Trans. Dependable Secur. Comput., 8 (5): 756-769 (2011)Technological Exploration of RRAM Crossbar Array for Matrix-Vector Multiplication., , , , , , , , , and . J. Comput. Sci. Technol., 31 (1): 3-19 (2016)Low-Cost Multi-Agent Navigation via Reinforcement Learning With Multi-Fidelity Simulator., , , , , , and . IEEE Access, (2021)A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving > 4× Faster Clock Frequency and > 6× Higher Restore Speed., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 52 (10): 2769-2785 (2017)GRAPHIC: Gather and Process Harmoniously in the Cache With High Parallelism and Flexibility., , , , , , , , , and 2 other author(s). IEEE Trans. Emerg. Top. Comput., 12 (1): 84-96 (January 2024)Active Neural Topological Mapping for Multi-Agent Exploration., , , , , , , and . IEEE Robotics Autom. Lett., 9 (1): 303-310 (January 2024)INCAME: Interruptible CNN Accelerator for Multirobot Exploration., , , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (4): 964-978 (2022)GAAS: An Efficient Group Associated Architecture and Scheduler Module for Sparse CNN Accelerators., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 5170-5182 (2020)Design Methodology for TFT-Based Pseudo-CMOS Logic Array With Multilayer Interconnection Architecture and Optimization Algorithms., , , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (11): 2043-2057 (2019)ULSeq-TA: Ultra-Long Sequence Attention Fusion Transformer Accelerator Supporting Grouped Sparse Softmax and Dual-Path Sparse LayerNorm., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (3): 892-905 (March 2024)