Author of the publication

Unified Component Integration Flow for Multi-Processor SoC Design and Validation.

, , , and . DATE, page 1132-1137. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

AMICAL: Architectural Synthesis based on VHDL., , and . Synthesis for Control Dominated Circuits, volume A-22 of IFIP Transactions, page 219-234. North-Holland, (1992)Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration., , , , and . ASP-DAC, page 969-972. ACM Press, (2005)Interactive System-level Partitioning with PARTIF., , and . EDAC-ETC-EUROASIC, page 464-468. IEEE Computer Society, (1994)Scheduling with accurate communication delay model and scheduler implementation for multiprocessor system-on-chip., , , , and . Des. Autom. Embed. Syst., 11 (2-3): 167-191 (2007)A Loop-Based Scheduling Algorithm for Hardware Description Languages., , and . Parallel Process. Lett., (1994)System-on-a-Chip Cosimulation and Compilation., , , , and . IEEE Des. Test Comput., 14 (2): 16-25 (1997)Communication Optimizations for Multithreaded Code Generation from Simulink Models., , , , , , , and . ACM Trans. Embed. Comput. Syst., 14 (3): 59:1-59:26 (2015)A Scalable and Adaptable ILP-Based Approach for Task Mapping on MPSoC Considering Load Balance and Communication Optimization., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (9): 1744-1757 (2019)A unified model for co-simulation and co-synthesis of mixed hardware/software systems., , , , , and . ED&TC, page 180-184. IEEE Computer Society, (1995)Efficient Integration of Behavioral Synthesis with Existing Design Flows., , , and . ISSS, page 85-90. ACM / IEEE Computer Society, (2000)