( en | de | ru )

 

Disambiguation of "Saito, Hideki"

Author of the publication

copydeleteadd this publication to your clipboard
Practical Compiler Techniques on Efficient Multithreaded Code Generation for OpenMP Programs.

, , , and . Comput. J., 48 (5): 588-601 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kaku Saito

Hideki Teshima

Itohei Saito

Hideki Mine

Hideki Nakamura

 

Other publications of authors with the same name

SPEC MPI2007 - an application benchmark suite for parallel systems using MPI., , , , , , , , , and 2 other author(s). Concurr. Comput. Pract. Exp., 22 (2): 191-205 (2010)The Design of the PROMIS Compiler-Towards Multi-Level Parallelization., , , and . Int. J. Parallel Program., 28 (2): 195-212 (2000)Large System Performance of SPEC OMP Benchmark Suites., , , , , , , and . Int. J. Parallel Program., 31 (3): 197-209 (2003)Stand Volume Estimation Using the k-NN Technique Combined with Forest Inventory Data, Satellite Image Data and Additional Feature Variables., , , , , , , and . Remote. Sens., 7 (1): 378-394 (2015)On the efficacy of call graph-level thread-level speculation., , , , , , , and . WOSP/SIPEW, page 247-248. ACM, (2010)Multithreading Runtime Support for Loop and Functional Parallelism., , and . ISHPC, volume 1615 of Lecture Notes in Computer Science, page 133-144. Springer, (1999)SPEC HPC2002: The Next High-Performance Computer Benchmark., , , , and . ISHPC, volume 2327 of Lecture Notes in Computer Science, page 7-10. Springer, (2002)The Design of the PROMIS Compiler., , , , and . CC, volume 1575 of Lecture Notes in Computer Science, page 214-228. Springer, (1999)sigma-SSA and Its Construction Through Symbolic Interpretation., and . LCPC, volume 1239 of Lecture Notes in Computer Science, page 585-587. Springer, (1996)Challenges in exploitation of loop parallelism in embedded applications., , , , , and . CODES+ISSS, page 173-180. ACM, (2006)