Author of the publication

A 76.6-dB-SNDR 50-MHz-BW 29.2-mW Multi-Bit CT Sturdy MASH With DAC Non-Linearity Tolerance.

, , , , , and . IEEE J. Solid State Circuits, 55 (2): 344-355 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fundamental limits of jitter insensitivity in discrete and continuous-time sigma delta modulators., , and . ISCAS (1), page 1037-1040. IEEE, (2003)A hexagonal Field Programmable Analog Array consisting of 55 digitally tunable OTAs., , , , and . ISCAS, page 2897-2900. IEEE, (2008)Multirate cascaded continuous time Sigma-Delta modulators., , , and . ISCAS (4), page 225-228. IEEE, (2002)Design issues and performance limitations of a clock jitter insensitive multibit DAC architecture for high-performance low-power CT Sigma Delta modulators., , and . ISCAS (1), page 1076-1079. IEEE, (2004)Live Demonstration: Designing CT BP ΣΔ Modulators with www.sigma-delta.de., and . ISCAS, page 1-. IEEE, (2018)An Arbiter PUF employing eye-opening oscillation for improved noise suppression., , and . ISCAS, page 1-5. IEEE, (2018)A 0.9-V DAC-Calibration-Free Continuous-Time Incremental Delta-Sigma Modulator Achieving 97-dB SFDR at 2 MS/s in 28-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 57 (11): 3407-3417 (2022)Erratum to Ä High-Voltage Compliance, 32-Channel Digitally Interfaced Neuromodulation System-on-Chip"., , , , , and . IEEE J. Solid State Circuits, 56 (10): 3203 (2021)A 0.4-V Gm-C Proportional-Integrator-Based Continuous-Time ΔΣ Modulator With 50-kHz BW and 74.4-dB SNDR., , , , , and . IEEE J. Solid State Circuits, 53 (11): 3256-3267 (2018)A 232-Channel Epiretinal Stimulator ASIC., , , and . IEEE J. Solid State Circuits, 42 (12): 2946-2959 (2007)