( en | de | ru )

 

Disambiguation of "Yang, Jaehyeok"

Author of the publication

copydeleteadd this publication to your clipboard
A 2.048 Mb/s full-duplex free-space optical transceiver IC for a real-time in vivo neurofeedback mouse experiment under social interaction.

, , , , , , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Yang Yang

 

Other publications of authors with the same name

A 20Gb/s transceiver with framed-pulsewidth modulation in 40nm CMOS., , , , , , and . ISSCC, page 270-272. IEEE, (2018)11.1 A time-divided spread-spectrum code based 15pW-detectable multi-channel fNIRS IC for portable functional brain imaging., , , , , and . ISSCC, page 1-3. IEEE, (2015)8.1 A 6Gb/s transceiver with a nonlinear electronic dispersion compensator for directly modulated distributed-feedback lasers., , , , , , and . ISSCC, page 138-139. IEEE, (2014)A 28Gb/s transceiver with chirp-managed EDC for DML systems., , , , , , , , , and 1 other author(s). ISSCC, page 264-266. IEEE, (2018)13.1 A 35.4Gb/s/pin 16Gb GDDR7 with a Low-Power Clocking Architecture and PAM3 IO Circuitry., , , , , , , , , and 14 other author(s). ISSCC, page 232-234. IEEE, (2024)A 2.048 Mb/s full-duplex free-space optical transceiver IC for a real-time in vivo neurofeedback mouse experiment under social interaction., , , , , , , , , and 3 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)A Framed-Pulsewidth Modulation Transceiver for High-Speed Broadband Communication Links., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (8): 2825-2835 (2020)A Reference-Less Time-Division-Duplex Transceiver IC for a 5-Fr 6-Electrode Renal Denervation Catheter in 0.18-μm 70-V BCDMOS., , , , , and . EMBC, page 4154-4157. IEEE, (2018)A 24Gb/s/pin 8Gb GDDR6 with a Half-Rate Daisy-Chain-Based Clocking Architecture and IO Circuitry for Low-Noise Operation., , , , , , , , , and 15 other author(s). ISSCC, page 344-346. IEEE, (2021)