( en | de | ru )

 

Disambiguation of "Luk, Wayne"

Author of the publication

copydeleteadd this publication to your clipboard
A dataflow system for anomaly detection and analysis.

, , and . FPT, page 276-279. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wayne Coppins

Wayne Daley

Wayne Schmidt

Wayne Clements

Gary Wayne Anderson

 

Other publications of authors with the same name

FP-BNN: Binarized neural network on FPGA., , , , and . Neurocomputing, (2018)Towards Real Time Radiotherapy Simulation., , , , , , , and . J. Signal Process. Syst., 92 (9): 949-963 (2020)Scheduling Hardware-Accelerated Cloud Functions., , and . J. Signal Process. Syst., 93 (12): 1419-1431 (2021)Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator., , , , , , and . ASP-DAC, page 250-255. IEEE, (2022)CusComNet: A customisable network for reconfigurable heterogeneous clusters., , , and . ASAP, page 9-16. IEEE Computer Society, (2011)HW/SW partitioning for region-based dynamic partial reconfigurable FPGAs., , , and . ICCD, page 470-476. IEEE Computer Society, (2014)Acceleration of real-time Proximity Query for dynamic active constraints., , , , , , , and . FPT, page 206-213. IEEE, (2013)A partially reconfigurable architecture supporting hardware threads., , , , , , and . FPT, page 269-276. IEEE, (2012)Using Reconfigurable Logic to Optimise GPU Memory Accesses., , and . DATE, page 44-49. ACM, (2008)High-Performance FPGA Network Switch Architecture., , and . FPGA, page 76-85. ACM, (2020)